Now showing items 1-1 of 1
Proving the correctness of the interlock mechanism in processor design.
(Chapman & Hall on behalf of the International Federation for Information Processing (IFIP), 1997)
In this paper, Interval Temporal Logic (ITL) us used to specify and verify the event processor EP/3, which is a multi-threaded pipeline processor capable of executing parallel programs. We first give the high level ...